Fractional-order capacitors are the core building blocks for implementing fractionalorder circuits. Due to the absence of their commercial availability, they can be approximated through appropriately configured passive or active integer-order element topologies. Such a topology, constructed using Operational Transconductance Amplifiers (OTAs) and capacitors has been implemented in monolithic form through the AMS 0.35µm CMOS process, and the fabricated chips are employed here for the experimental evaluation of the behavior of networks constructed from fractional-order capacitors connected in series or in parallel.
I. Introduction
Fractional-order circuit design has witnessed a rapid progress during the past few years both from circuit theoretic and implementation point of views due to its significant importance across several scientific disciplines [1] . At the heart of fractional-order circuit design are the generalized forms of capacitors and inductors known as fractional-order capacitors and inductors [2] - [3] . In particular, the impedance of a fractional-order capacitor, which is also known as constant phase element (CPE) [4] , is described by
The variable a (0<a<1) is the order of the CPE and is known as the dispersion coefficient, while a C is a pseudo-capacitance expressed in Farad⋅sec a-1 (F⋅sec a-1 ). Thus, the value of the conventional capacitance (C) of a CPE, in Farad, can be calculated using the 
which indicates that the capacitance of a CPE is a variable dependent on both frequency and order. However, the phase (θ) of this element is equal to -aπ/2 and is constant.
Although CPEs are not commercially, they have been realized in different ways; for example through the utilization of electrolytic processes, fractal structures on silicon, dipping capacitive type polymer-coated probes in a polarizable medium and, most recently, using graphene [4] - [6] . In addition, CPEs could be approximated around a center frequency ω o by appropriately configured integer-order RC networks, but this procedure is not easy from the design flexibility point of view, in the sense that tuning the order and/or pseudo-capacitance requires changing all circuit component values [7] - [11] . Recently, a discrete component realization of an active CPE emulator was presented in [12] , while an integrated version using OTAs as active elements was introduced in [13, 14] .
The main contribution of this work is that, according to the authors' best knowledge, this is the first time in the literature where the behavior of series and parallel connections of CPEs is experimentally evaluated. The content is organized as follows: the theoretical background is given in Section II, while in Section III the behavior of networks formed by CPEs in series or parallel connection, or a combination of both is experimentally verified using the chip fabricated and described in [13, 14] . In [13] we validated experimentally the operation of individual CPEs but did not consider the case of series/parallel combinations of these elements, which is commonly done in their integerorder counter parts, i.e. ideal capacitors. As CPEs are important in fractional-order modeling of real-life systems, the work presented here aids in verifying the possibility of representing multiple parts of a complex system via CPEs of different orders and different pseudo-capacitances which can then be combined together to simplify the overall system model [15] . The behavior of the series and parallel connected CPEs at process, power supply voltage, and temperature (PVT) corners is evaluated in Section IV.
II. Series and parallel connection of CPEs

A. Series connection of CPEs
Let us consider the case that two CPEs with orders a 1 and a 2 , and pseudo- 
Inspecting (5) it is obvious that the phase of this network is frequency dependent and not constant as for the individual CPEs. Consequently, its equivalent order (a eq,s ) is also frequency dependent and given as This situation is not practical since the purpose of combining CPEs in series or in parallel is to obtain an equivalent CPE. However, with the equivalent order being frequency dependent, this target cannot be achieved. Therefore we consider identical CPEs which have the same pseudo-capacitances 
According to (7), the pseudo-capacitance is halved compared to that of a single CPE, while the equivalent order remains the same independent of frequency. This means that fractional-order capacitors follow the same rule as integer-order ones when combined in series only if they have both identical pseudo-capacitances and equal orders.
Generalizing for an n-series connection of CPEs with pseudo-capacitances C ai and order a i (i=1, 2, …, n) results into a element with impedance described by ( In the special case of identical CPEs, the series connection results in a CPE with pseudocapacitance equal to C a /n and equivalent (a) constant over the whole frequency range and equal to the order of the individual CPE. Thus, the total impedance for this case can be written as a a s eq s n
B. Parallel connection of CPEs
In the case of parallel connection of two CPEs with orders a 1 and a 2 , and pseudo- According to (10) , the magnitude and phase responses of this equivalent impedance are respectively given by (11) and (12) (12) As in the case of the series connection, the equivalent fractional-order of the resulting network is frequency dependent and is given by the expression in (6). However, it can similarly be shown that for n identical CPEs connected in parallel, the equivalent impedance simplifies to a a p eq
In other words, the equivalent element has a pseudo-capacitance equal to nC a , while its equivalent order (a) is the same as that of the individual CPE meaning that only for the case of identical CPEs it is possible to obtain an equivalent CPE with constant phase.
C. Interconnection of series and parallel CPE networks
Let us now consider the network demonstrated in Fig. 3a . The equivalent impedance is given by the following expression 
In the case of identical CPEs, the expression in (14) 
According to (15) , the equivalent element has a pseudo-capacitance equal to (2/5)⋅C a , while its order (a) is the same as that of the individual CPEs forming the network. Meanwhile, the total impedance for the network in Fig. 3b , is given by the expression in (16) 
The expression in (17) indicates that the equivalent element has a pseudo-capacitance equal to (5/2)C a , while the order (a) is the same as that of the individual CPE.
In the following section, we seek to provide experimental verification for the above findings.
III. Experimental results
A. Design Background
We recall here some relevant background related to the circuit that shall be used for experimental verification [14] . In particular, the emulation of CPEs around a center frequency ω o is performed through the functional block diagram shown in Fig. 4 , which is constructed from a fractional-order differentiator H(s)=(τs) a , with τ=1/ω o , and a
voltage-to-current (V/I) converter that could be implemented by an appropriately configured Operational Transconductance Amplifier (OTA) with transconductance g mVI . The emulated impedance is given by the formula:
According to (18) the realized impedance at ω=ω o is equal to 1/g mVI ; in other words, it is determined by the transconductance of the V/I stage. Comparing (1) and (18) The approximation of the differentiator is performed through the employment of a second-order approximation such that where the relevant coefficients of (20) are summarized in Table 1 . Table 1 : Design equations for the CPE emulator in Fig.5a . The complete CPE circuit is shown in Fig. 5a with the employed OTA shown in Fig.5b where the MOS transistors are biased in the subthreshold region and hence the OTA transconductane is given by (21) 
with I bias being the external bias current, n being the subthreshold slope factor of a MOS transistor and V T the thermal voltage (26mV@ 27 o C). Due to the existence of V T , the design is sensitive to the temperature variations and this will be investigated in Section 4.
Details of transistor aspect ratios were given in [14] . 
B. Setup
The experimental evaluation of the behavior of the series/parallel connected CPEs was performed using two CPE emulator chips fabricated through the AMS 0.35µm CMOS process. The first chip contained 6 CPEs with orders 0.3, 0.4, 0.5, 0.6, and 0.7 while the second chip contained among other circuits CPEs of order 0.2 and 0.8. All CPE emulators implement a capacitance equal to 0.5nF at f o =500Hz and, therefore, the value of the equivalent impedance is around 640kΩ. The power supply voltages were set to V dd =+0.8V and V ss =-0.8V while the common-mode voltage V cm =0V. A die photo of one of the chips is shown in Fig. 6a and the corresponding pin list is provided in Fig. 6b .
In our design, a single external bias current (I o ) is required and a precision Keithley DC current source (model 6220) was used to generate this bias current. Note that internally, this current is equal to the bias current of the V/I converter stage as well as equal to I o2 (see Fig.5a ) while the bias currents I o1 and the scaled versions G i I oj , (i=0, 1,2 and j=1,2)
are implemented on chip by appropriately configured current-mirror stages. The center frequency around which the emulated CPEs are tested is set by two external capacitors (see Fig. 6b ) with the same value (C ext ≡C 1ext =C 2ext ) according to the expression in (22), which is derived from the design equations in Table 1 2 3 2 8 9 
C. Measurements
First, we measured the magnitude and phase response of the equivalent impedance Z eq,s in the case of serial connection of identical CPEs was performed and the results are plotted in Figs. 7(a,b) along with the best linear fit of the data. Table 2 phase. Note that the natural logarithm is used in the plots of Fig. 7 and that the slopes of the best fit straight lines yield the equivalent order of the equivalent impedances.
Next, measurements were repeated for the case of parallel connected CPEs as given in the plots of Figs. 8(a,b) and, also, in Table 3 Tables 2-3 , it is concluded that the series and parallel connections of identical CPEs is in agreement with (9) and (13) . As a final confirmation, In the case of a series connection of CPEs of order 0.5, the magnitude and phase plots are depicted in Fig.12 . CPE emulators accurate over a wider frequency range is related to replacing the secondorder approximation in (20) with a higher-order approximation and can be achieved relatively easy but on the expense of a more complex circuitry. However, for many applications such as fractional-order controller design, the second-order approximation (accurate over 2 decades) is sufficient [16] , [17] .
IV. Corner analysis
